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I. INTRODUCTION
The greatest contributor to the failure of most conventional integrated cir-
cuits is associated with the wiring that connects the monolithic chips to each
other. Similarly, the hermetically sealed package used to house the monolithic
chips constitutes the major size and weight consideration as well as a significant
portion of the cost in conventional integrated circuits. The silicon nitride pas-
sivated beam leaded process, pioneered by the Bell Telephone System, has
contributed significantly toward improving the potential reliability, size, weight
and cost of bipolar integrated circuits.
The main purpose of this program was to demonstrate the processes for
fabricating complementary MISFET beam-leaded circuits, which, potentially,
are comparable in quality to available bipolar beam-lead chips that use silicon
nitride passivation in conjunction with a platinum-titanium-gold metal system.
Materials and techniques, different from the bipolar case, were used in order
to be more compatible with the special requirements of fully passivated com-
plementary MISFET devices. Two types of circuits were designed and fabri-
cated, a D-flip-flop and a three-input NOR/NAND gate.. Fifty beam-leaded
chips of each type were delivered to MSFC at the conclusion of the program.
A Quality and Reliability Assurance Program was performed to identify
failure mechanisms. Sample tests and inspections (including destructive) were
developed to measure the physical characteristics of the circuits.
II. GENERAL APPROACH
For several years the General Electric Company has been engaged in the
study and development of advanced materials and semiconductor technologies.
Specifically, during the past few years, the Company has been involved in the
development of fabrication techniques for the development of alumina passivated
silicon monolithic complementary MISFET arrays. Recently, General Electric
has also investigated several alternate approaches for the fabrication of beam-
leaded devices. One particular "total passivation" beam-lead approach offers
several important advantages over the classical "Western Electric Approach",
when applied to complementary MISFET arrays.
The technique results in a completely sealed chip with a double level inter-
connect capability. The contact to the P+ and N+ source/drain regions is ob-
tained with platinum silicide. A refractory metal is used to form the intercon-
nect system to obtain a metal contact system that withstands 600°C for short
periods of time. The choice of a refractory metal interconnect system was
prompted by the match of expansion coefficient with silicon and silicon dioxide
and the lack of ductility. Ductility prevents cracks in the protective layer due
to mechanical forces applied to the oxide above the metal layer. The conductors
as well as all MISFET source and drain contact openings are protected by an
ion barrier layer of silicon nitride, which, in conjunction with the alumina under
the gate metallization, provides for a "dual" passivation of all MISFET gate
structures to outside ion sources. A thick layer of silicon dioxide on top of the
nitride serves to provide overall mechanical protection.
The beam-interconnect contact is obtained via a titanium-moly-gold layer.
These metals were selected because of their adhesion strength and low migration
rates into each other. The etch separation process is performed with an amine
etch to reduce the amount of "alkali contamination".
In summary, the approach to this program involves the merger of two
processes that were previously demonstrated individually; i.e., the marriage
of the alumina passivated complementary MISFET process to the "total nitride
passivated" beam lead process. <•••
III. PROCESS OUTLINE
The dual passivated beam leaded complementary MISFET Process for this
program is outlined in Figure 1.
The starting material is (100) oriented, 2 ohm-cm, n-type silicon. A total
of nine masks are used in the process, including six for the basic complementary
MISFET process and three for the beam lead portion. The nine masks are:
1) P-is land Formation
This step is used to create moats of p-material within the n-substrate
which can then contain n-channel devices.
2) P+ Diffusion
This diffusion is used to generate the sources and drains of the p-
channel devices, enhance the ohmic contacts to the p-island, decrease the re-
sistance of the ground distribution system within the chip, provide for channel-
stoppers on the n-channel devices in order to reduce the possibility of uncon-
trollable leakage between different n-channel devices, and form protective
diodes for positive polarity transients.
3) N+ Diffusion
This diffusion is used to form the sources and drains of the n-channel
devices, enhance the ohmic contacts to the n-type substrate, decrease the re-
sistance of the positive supply voltage distribution system, and form diodes to
protect against negative polarity transients.
4) Thin Oxide
The thin oxide mask is used to define the channel limits of both n-
channel and p-channel devices and provide a less abrupt transition of metalliza-
tion runs to contact openings.
5) Contact Opening
This step is used to provide access to all sources, drains, p-island,
and substrate contact points.
6) Gate and Interconnection Metallization
This step provides for gate and internal chip interconnection metal-
lization as well as connection to the peripheral beam leads.
zil
"g
B
EA
M
 
L
E
A
I
FO
R
M
A
Tl
Qt
' w o
ft
Z
.si
D
JT
E
CO
N
N
EC
W
ET
A
LL
E
S
oo§g
°§
u
CO
J-
C
H
A
N
N
I
U
R
C
E 
D
R
J
"" O
CO
CO
-
CH
A
N
N
B
U
R
C
E
D
R
"S
S CO
ES
TA
B
LI
E
P-
IS
LA
N
D
ST
A
R
TI
N
G
M
A
T
E
R
IA
L
"3
S
s
3
N
«r
i5
O
xi
di
ze
J
u
CO
^
55
t
I
|
s
1
CO
J
1
Mc
-
—
—
'to
1
i
1
i
r
A j
fi"
|]
it
I i
A I
is
i
t
11-
£ '
2la
 « "*
a|
° ™ *si
J-
i s
! j5 ~^D S
-
11-
1 -
ftO
-go"SS
1 -
fin*
w o-r
• 1 -
" w
• U -4
W
. ^
A
£
K
6
Di
ffu
se
3
a
3a
98
&
I
e*s
0
°-
0
i
o
o
A l
§
E £
£"
Z*
£
0
O
O
*M
o
SH
~
.
!
 c
.C
S
-
—
—
I
5
1
S
-r
^
1
1
&
i
In
11
Sl
0)
W
li
o
o
is
I!
,!|
s
J
M
s
c
""*" c
C
& ^3 a
l«
Q
1
2 cj
^0Is
a
li
1
1
*s
 c
^
f
Q
U
a>
•s
J
5
i
E
c
„
1
?si U
E
3
a
S
•
»
"c
1
—
s
1
S
•
i;
:
1 =
| |
: ;
\
a
3
>.
j P
A
e
c
3
-
3 s
^
-.
S ;
i
.d
|
!
1
i
11
£
S
£
i
'
1
A
nn
ea
l
CQ
CO
(U
oo
•(U
a
0)
i-H
Q.
a
o
TS
0)
•a(U
s
rt
<u
CQ
•8
I
• F^
0}
CO
r-
ei
7) Overglass Opening
This mask defines the holes in the 813^ and SiC>2 protective layers.
which are necessary for connecting beam leads to buried molybdenum pads.
It also provides for the removal of the overglass coating from the ends of the
beams in order to allow easy probing of a mounted circuit.
8) Beam Lead
This mask defines the area of the beam leads.
9) Chip Separation
This mask is applied to the back side of the wafer to allow the circuits
to be etched apart from one another.
IV. DETAILED PROCESS DESCRIPTION
A. THE BASIC PROCESSES
The overall process is presented in Table I and Figures 2 and 3. The
starting material is 2n-cm, n-type silicon oriented in the (100) direction. The
surface is optically polished and five wafers, defined as one lot, are cleaned
simultaneously. Immediately after cleaning, the wafers are treated at 1100°C
in steam; this step produces an SiOo layer about 14, 000 R thick. The subsequent
one-hour anneal in dry nitrogen at flOO°C densifies the SiO2 layer and reduces
the surface charge density.
The first mask, p-island for n-channel substrates and cross-under pass, is
patterned by conventional photoresist processes. Then, the p-island is deposited
at 1120°C to 900 ohms/square, using a 25% BClq source in N£, followed by
driving in to a junction depth of 0. 32 mil at 1200°C in O2- This part of the
process is very important because it defines the characteristics of the n-channel
device. The surface concentration of the p-island, after the drive-in step, is
about 5 x 1Q16 atoms/cm^. The situation is depicted in Figure 4 where thresh-
old voltage, V-p, is plotted against substrate concentration for various surface
state densities.
The 6000 R SiO2 layer, grown during the p-island drive-in step, is used
as the diffusion mask for the p+, drain-source diffusion. The p+ diffusion mask
also contains the p+ guard-rings for the n-channel device, which prevents any
excess leakage current as a channel stopper. The sheet resistivity used for the
p+ predeposition is nominally 50 ohms/sq. and is obtained by diffusing at 1050°C
from the BC13 source. While p+ concentration is not critical here, we have ob-
served a "brown" stain problem when the sheet resistivity is too low. On the
-other hand one might expect a series resistance problem if the sheet resistivity
is too high. The 50 ohms/sq. value is a reasonable compromise and works
quite well. The p+ - DS oxide seal and drive-in is done by a combination dry
and steam oxidation at 1000°C. The dry oxidation drives in the dopant and the
steam oxidation provides a 6000 A diffusion mask for the subsequent n+-diffusion.
The junction depth at this stage is 1. 5 microns. The processing steps for
n+-diffusion are the same as for p+-diffusion. The n+-diffusion mask has
n+-drain-source patterns and n+-contact patterns to the substrate. The n+-sheet
resistivity, after diffusion at 1050°C from a POCls liquid source, is 20 ohms/sq.
The n+-oxide seal and drive-in process are also the same as for the p+ process.
TABLE I. FABRICATION STEPS FOR CMAOS IC'S
Step No. Description
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
-.o.
Initial cleaning
Initial oxidation -1.4 micron SiO9 at IIOO^C in steam
Dry nitrogen annealing - 1 hour at 1100 C
Open n-channel substrate - Mask No. CMDN-1A
P-island n-channel deposition - 900 ohms/sq. at 1120 C
from BC1., source
P-island drive-in - 0. 32 mil at 1200 C in O2
p+ - DS open - Mask No. CMDN-2
p+ - DS deposition - 50 ohms/sq. at 1050°C from BCU source
p+ - DS oxide seal drive-in - 6000A* SiO« at 1000°C in steam
and dry O2 with junction depth of 1. 1-micron
n+ - DS open - Mask No. CMDN-3
n - DS deposition - 20 ohms/sq. at 1050 C from POCU source
n+ - DS oxide seal and drive-in - 6000 R SiO2 at 1000°C in
steam and dry O? with junction depth of 1. 5 micron
i Gate open - Mask No. CMDN-5
Gate cleaning
Gate oxidation - 300 R SiO0 at 1000°C in dry O0Z &
Gate annealing - 30 min. at 1000 C in dry N,,
A12O3 deposition - 1000 R at 750°C
SiO2 sputter - 1000 R at 0. 3 KW
! Silox deposition - 3000 R. at 400°C
Contact open - Mask No. CMDN-4 etch SiO_
A12O3 etch - H3PO4 reflux at 180°C
Etch SiO™ from both contact windows and surface deposition
Sputter platinum
, Alloy to form platinum silicide
Strip excess platinum
Clean
Sputter 5000 A molybdenum
Pattern (photo resist)
(continued on next sheet)
TABLE I. FABRICATION STEPS FOR CMAOS IC'S (concluded)
j Step No. Description
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
Etch and strip
Sputter SiQN. and anneal
«j 4
Vapor deposit SiO.,
Pattern (photoresist)
! Etch and strip SiOg
Etch SigN4
Evaporation Ti 1500A
Mo 1500A
Au 3000A
Mo 500A
300°C
300°C
100 C
100°C
Pattern using (50C.S. KMER)
Mo etch (pan etch)
Au plate using Sel-Rex Puragold 125 at 3 Amps/ft
Etch Mo (pan etch)
Au (C35: Ethylglycol)
Mo (pan etch)
Ti (20 H2O: HF:H2SO4)
Anneal 350°C 3 hrs. 5% H0
95% N2
. Lap 7. 8 mil total thickness
Polish 6. 8 mil total thickness
Clean
CVD SiO2 on back 5000A*
: Pattern using (30 C.S. KM£R)
Black wax front surface
SiO2 etch
j Strip
! Etch using 34 ml Ethylenediamine
16 ml H2O
; 6 gm Pyrocatechal
' Rinse and dry
Sort and pack.
_2
! at 105 C
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Figure 2. Major Steps in the Fabrication of a Complementary MAOSFET
LU
Q§
Q
O
•i-t
-i->
u
o>
W
COCQ
O
W
CQ
0)
O
O
H
W
>> O
^ co
3 O
G -4-1
O) -i_j
a 2
cu O-
"a
a
O
U
TS
CU
•a
<u
cu
PQ
co
cu
10
• 1 0 1 4
T«Mt»ot.O vOU»CC. v. I.! I yen 11
Figure 4 . Theoretical Threshold Voltage of n-channel MOS vs. Substrate
Concentration for Various Total Oxide Charge Densities
Now, the gates for both the p- and n-channel devices are opened. This step
also opens all of the contacts, which are actually larger than the final contacts
by 0.1 mil. Good registration of the gate mask, relative to the drain source, is
very important to achieve good yield. Using the Kasper mask aligner, we can
obtain a registration resolution of better than 0.05 mils. Since the circuit has
a gate-overlap of 0.1 mil, there is really not much of a registration problem.
The subsequent gate cleaning, oxidation and annealing steps, which are critical
to the final device characteristics, will be described later. The initial gate
dielectric layer consists of 300 A of SiO2 which is annealed at 1000°C in order
to reduce the surface states density. Immediately after gate annealing, a 1000 A
thick layer of A^C^ is pyrolytically deposited at 750°C. As an Al2C«3 etching
mask, 1000 A SiC>2 is first sputtered and a 3000 R silox layer is pyrolytically
deposited. Then, using conventional photoresist techniques, contact patterns
are cut into the SiC>2 layer. Then the resist is stripped off and the device is
placed in the H^PO^ bath at 180°C. In order to maintain the etchant composition
and temperature, a reflux technique is used for the A^Og etch. The SiC^ layer,
under the A^Og, is also etched to expose the silicon surface in the contact
openings.
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For the contact metallization, 400 R of platinum is sputtered at 0. 3 KW
and immediately sintered to form a platinum silicide. Any remaining p+ on
A1«,C>3 is then stripped by dipping the wafers in aqua regia. At this point the
wafer can be sent directly to the beam-lead process. However, we now screen
the wafers; to do this we evaporate an aluminum electrode and pattern the
molybdenum metallization masks. Since this evaporation is performed at room
temperature and no alloy is involved, the 8000 A Al layer electrode in no way
degrades the device. The wafer go/no-go test involves testing of V-p, gm and
BVj-jgg for a number of p- and n- test devices on the wafer selected at random.
If all of the devices pass the test, the Al electrode is stripped off and the wafer
is sent to beam-lead processing.
The beam lead ^processing begins with the re-cleaning of the contact win-
dows. About 5000 A of molybdenum is then sputtered over the whole wafer.
The molybdenum is then patterned with photoresist, etched and stripped.
Molybdenum is used in this way to form the metallization for internal chip
interconnections as well as interfacing with the beams on the periphery of the
chip. Molybdenum provides a metal contact system that can withstand 600°C
for short periods of time. This silicon nitride passivation can subsequently be
applied without significantly altering the contact resistance.
After the sputtering and annealing of the silicon nitride, silicon dioxide is
vapor deposited and patterned using photoresist. The silicon dioxide is used at
this point primarily to provide a mechanically sound surface for the chip. The
SiO2 and 813^  are then selectively etched and stripped in order to create con-
tact holes for subsequent connection to the beam leads. The dielectrics are
also removed from the area between the individual circuits at the same time
that the contact holes are etched.
The next step involves the sequential multiple evaporation of titanium,
molybdenum, gold, and molybdenum to form a "refractory metal alloy" between
the interconnection metallization molybdenum and the gold beams. These metals
were selected because of their adhesion strength and low migration rates into
each other.
The last layer of molybdenum is then patterned and selectively etched to
expose the beam areas. The beams are then plated to their final thickness using
Sel-Rex puragold 125 at 3 amps/ft2. The thick gold beams then act as a mask
for the remaining molybdenum, field gold, molybdenum, and titanium. After
annealing at SSO^C for three hours, the devices are complete except for separa-
tion and testing.
The wafers are thinned to approximately 7. 8 mils; after polishing, they are
6. 8 mils thick. The wafers are then cleaned and SiC>2 is deposited pyrolytically
on the reverse side of the wafer. The SiC>2 is patterned to define the areas to
be etched for chip separation. A black wax is applied to the metallization side
of the wafer to protect the circuit during subsequent etching of the SiC>2 on the
reverse side of the wafer. The silicon wafer is then back etched using
ethylenediamine, water and pyrocatechol. After a rinse and dry cycle, the
individual circuits are ready for sorting and packing.
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B. SOME CRITICAL FABRICATION FACTORS
Some of the more critical steps of the CMAOS process are analyzed in
depth here. These are: 1) surface cleaning, 2) gate oxidation, 3) aluminum
oxide deposition, 4) threshold voltage control, and 5) field oxide parasitics.
1. Silicon Surface Cleaning
In the fabrication of CMAOS devices any cleaning contaminants must
be kept below a small fraction of a part per billion; less than 1011 states/cm2
since any surface states densities greater than this will significantly affect
device characteristics. To maintain such high purity throughout the wafer
processing schedule requires relatively sophisticated procedures. There are
three major cleaning steps involved in CMAOS processing: 1) initial cleaning,
2) cleaning before diffusion and oxidation and 3) gate oxide cleaning. The first
two cleaning steps directly influence the characteristics of the n-p junction such
as the breakdown voltage and leakage current. The gate oxide cleaning, which
is done just before the gate oxidation, is the chief factor in determining the
quality of the gate oxide and therefore has the greatest effect on the most critical
device parameters. Any failure in quality control associated with this process
introduces interface states and mobile charges that cause thermal instability.
We have established proven cleaning procedures for the CMAOS device tech-
nology; processes that can reproducibly yield surface state densities less than
1011 states/cm^. These processes are described in some detail below.
The initial cleaning steps include (1) solvent cleaning, (2) soak cleaning,
(3) electrocleaning and (5) acid pickling. Oils, greases, waxes and other light
films are dissolved, emulsified, soporified, or deflocculated in steps (1) and (2).
Step (3) may create a light oxide film, or the purpose may be to scrub the part
with liberated gas, hydrogen or oxygen. In step (4), the oxide is removed, ex-
posing the new clean surface. The initial cleaning steps are listed in Table II.
The important gate oxide cleaning steps are summarized in Table III.
In order to minimize human error, the production line uses automatic cleaning
tanks containing the liquids listed in Table in.
2. Gate Oxidation
This SiO2 layer is thermally grown in a double-walled furnace. Dry
nitrogen constantly flows between the walls to prevent any accumulation of im-
purities on the wall. The alumina liner just outside the quartz tube guards
against contamination from the heating element. After the oxidation is com-
pleted the inlet gas is switched to dry nitrogen and the wafer is annealed at the
same temperature, 1100°C.
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TABLE II
INITIAL CLEANING
1. Warm Trichlorethylene -- Ultra Sonic
2. Warm Trichlorethylene -- Ultra Sonic
3. Methanol -- Ultra Sonic
4. Methanol rinse -- Ultra Sonic
5. Distilled water rinse
6. Submerge in mixture of 5 parts of hydrogen peroxide and
one part on ammonium hydrogen.
7. Boil the solution in a quartz beaker then rinse in distilled
water.
8. Boil in distilled water and quench in distilled water.
9. Pour nitric acid into beaker, enough to cover the boat and
wafers and foil.
10. Rinse in distilled water at least three times.
11. Submerge wafer holding in 5% HF (48% HF dilute 10:1) for
30 seconds, using a polyethylene beaker instead of quartz.
12. Rinse in distilled water and dry in centrifuse or in
nitrogen steam.
TABLE III
GATE OXIDATION CLEANING
i1. Treatment in a mixture of hydrogen peroxide (360 CC),
Ammonium Hydroxide (100 CC) and Hot D.I. water \
(2640 CC at 55°) j
2. Rinse in hot D.I. water overflowing (60°C) '
3. Second rinse in hot D.I. water overflowing (60°C) j
4. Treatment in the mixture of HF (130 CC) and D.I.
water (2970 CC)
5. Rinse in hot D.I. water overflowing (60°C)
6. Rinse in cold D.I. water
7. Treatment in Methanol (3100 CC)
8. Treatment in Freon TF at 47°C
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3. Deposition
The A12O3 deposition is effected by the pyrolytic decomposition of
A1C13 at 750°C in the horizontal reactor shown in Figure 5. The system
1 ' '
rJu-Und&*sf=r\
W1TEK
/
l_J
" SuSCE 'TO"
G a S
" f C U l t l O B
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\
C * P l L l l l > t 'UBS
Figure 5. Aluminum Oxide Deposition Reactor
requires a complex saturator for the A1C13 because A1C13 easily condenses to
a solid at low temperature. As shown in Figure 5, the multistage saturator,
which is charged with A1C13 at each stage, is placed inside the oven heated to
110°C until the temperature is stabilized. A regulated hydrogen gas flow over
the A1C13 saturates the H2 with A1C13 vapor. A large amount of the hydrogen
carrier gas and the CC>2 oxidizing gas combine before entering the reactor at
750°C. The reaction in the reactor, therefore, is:
2 A1C1 6 CO + CO + CH4 + 6 HC1
All the premixed gases disperse through a quartz disperser. The outlet
hole distances are made so that a uniform gas dispersion will be obtained for a
given capacity. The wafers are placed below the disperser, on a graphite sus-
ceptor covered with quartz, which rests on a quartz supporter to prevent direct
contact with the cold wall of the quartz tube. The susceptor is heated by an RF
generator.
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The deposition rate is about 45 AVmin at 750°C. A uniform film is
reproducibly obtained without any noticeable crystalline structure. The ad-
herence of 1000 A films to either Si or SiC>2 were excellent, without cracking
or filling. The amorphous film is inert to HF. For photoengraving, E^PO^ is
used, with the double layer of sputtered SiO2 and silox as etching masks. The
etch rate in hot H3PO4 is 200 - 300 A/min. i
In Figure 6 the theoretical and experimental values of the MAOS double
layer structure used for the CMAOS are compared. The experimental curve in
C / C o
EXPERIMENT
Figure 6. Measurement of the Total Charge in Gate Dielectrics of
MAOS Device Using C-V Curve Tracer
this case moved to the right side of the theoretical curve. The average VFB
was -0. 27V, yielding a Nss value of -2 x 10^ states/cm^. This structure also
has a sandwiched SiC>2 layer of about 300 8. . If this factor is included, the de-
posited A^Og introduces a negative charge of about 2. 2 x 10*1 states/cm^,
which reduces the p-channel threshold voltage to about 1 volt. The threshold
voltage, VT, can be expressed in terms of the three major components as
(Q.oc (1)
where x is the total dielectric thickness, ee is the effective dielectric constantQoc is the total positive charge incorporated into or on the oxide including
sodium ions, surface state charges and any stored charge in the traps, 0jyjg
is the metal-silicon work function difference, and Qg is the bulk charge, which
can be expressed as
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2(kT/q)
V -SkT/q)
V -
V
(2)
where q is the carrier charge, N is the substrate concentration, e • is the
dielectric constant of silicon and V is the channel quasi-Fermi potential dif-
ference between electrons and holes.
The value of <f>p, at 300 K, is computed by solving the charge valence
equation. ^ for aluminum is 4. 20 eV, X for silicon is 4. 05 eV, egi is 11. 7
and Eg for silicon at 300°C is 1. 09 eV. Using these values, <£MS and Qg is
computed as a function of the substrate concentration, NB. For XQ = 1000 K
and e0 = 3. 4 for dry thermal oxide, V-p is calculated as a function of Ng, using
the computed Qg(Ng) and 4>MS(NB) values with Q as a parameter. The results
are presented, for p- channel devices, in Figure 7.
A I - S i O j - S , S Y S T E M
0*TE OXIDE THICKNESS
.1000 A'
-6 -5 -« -5 -Z
THRESHOLD VOLTAGE. VT Ipl IVOLT)
Figure 7. Theoretical Threshold Voltage of p-channel MOS Device as
a Function of Substrate Concentration for Various Total Oxide
Charge Densities
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In Figure 7, VT(P) for a p-channel enhancement mode device is rela-
tively insensitive to Ng below Ng = 10*5 atoms/cm^; above this value VT(p)
increases rapidly with Ng. Therefore, if we choose an Ng value lower than
10^5 atoms/cm-^ the reproducibility of V-p(p) is good, for a constant QQC- How
ever, the magnitude of VT(p) is dictated by the Qoc value.
The other factors can be controlled to yield the required value of V-p-
From equation (1) we see that, by changing the dielectric thickness, x, and the
dielectric constant, ee, we can control the value of VT- For MAOS, eg can be
changed by as much as a factor of 2, which influences the value of VT strongly.
The effective dielectric constant, ee, in the double layer is
(t
(3)
where eo and ea, respectively, are the dielectric constants of the oxide and
insulator, and t and d, respectively, are the oxide and the nitride thicknesses.
The measured dielectric constant of our dry thermal SiO2 is 3. 5 and
that of A^Og is 9. Using these values, the threshold voltage of the Al-A^Og-
SiC>2-Si system has been calculated as a function of relative insulator thickness,
with total oxide charge as a parameter. In this calculation, the total insulator
thickness is assumed to be 1000 A . The results are presented in Figure 8.
This calculation was made only for the case of positive insulator charge. There-
fore, VT for Al-AhjOg-SiC^-Si can be lower than the results presented in
Figure 8 because A^C^ generally contains a negative charge. If the total
positive charge is less than 10*-* states/cm^, VT can be made less than 1 volt,
with a 1000 A gate, by using a combination SiC^/A^Og dielectric.
.8 '
Figure 8. Effect of Relative Dielectric Thickness of SiO2(Xp)
and Al2O3(XA) on p-channel Threshold Voltage with
the Total Dielectric Charge Noc as a Parameter
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Based on the preceding analysis the following conclusions can be made.
In order to realize a low value of VT in MAOS devices, the substrate concentra
tion should be close to or less than 10^5 a/cm3 (see Figure 7). According to
Figure 8 the high nitride dielectric constant is a key factor only when the total
charge, i.e. , Noc or Ooc/q, is above 5x lO*1, when a 1 volt VT value cannot
be achieved. Therefore, the key factor for achieving a low V-p is Qoc, which
contains the total positive charge in the SiC>2 and A\2^3 layers.
Field oxide parasitics include undesired transistor and capacitance
field parasitics, which enhance the leakage current, RC loss and crosstalk.
The field oxide parasitics must be minimized to promote overall circuit per-
formance. Field oxide parasitics can, of course, be reduced by increasing the
dielectric thickness in the field.
For the MAOS processing previously described, the field oxide capacitant,
Cp, can be expressed by:
where tf and d, respectively, are the field oxide and nitride thickness. The field
threshold voltage, VpT, therefore, can be expressed as:
<v
where the other symbols are defined in equations (1) and (2).
For most applications, a field threshold voltage Vp-p of 30 V is accept-
able. From equation (5), a Qg value for 2fi -cm n-type is calculated to be
6. 4 x 10~8C/cm2, Qoc is equivalent to 1011 states/cm2 and <£Mg, between Ti
and 2^-cm n-Si, is about 0.4 V. If we assume that the A^Os thickness, d, is
1000 A, the field oxide thickness, tf, required for a V^r value of 30 v should
be 11, 300 R . Therefore the field oxide thickness should be larger than 11, 300 A
for 30 V operation. The field oxide capacitance of the moly electrode, for
11, 300 A can be calculated to be 1. 98 x 10" 8 F/cm2 from equation (5).
In summary, proper control of the various key parameters discussed
is necessary if good quality beam- leaded CMAOSFET circuits are to be realized
in the future.
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V. CIRCUIT DESIGN AND LAYOUT
A. DESIGN
One of the objectives of this program was to design and fabricate two cir-
cuits, a three input NOR Gate and a "D" type Flip Flop.
1. NOR Gate Circuit
The schematic diagram of the circuit, a negative logic NOR gate, is
shown in Figure 9. This selection results in about a 25% reduction in active
chip area, compared to the positive logic NOR Gate realization with comparable
performance. All input lines are protected by diode clamps to both ground and
the positive supply voltage.
Since the NOR circuit was the main vehicle for both screen testing and
the Reliability Assurance tasks, some peripheral features were added. These
include two extra beam leads, internally connected together by an n+ link, a p-
channel test transistor, T7 and an n-channel test transistor, TQ. The circuit
has eight beam leads. The six additional pads for the two test transistors can
be probed prior to chip mounting.
2. Flip Flop Circuit
The schematic of the Flip-Flop circuit is shown in Figure 10. The
circuit is essentially a master /slave configuration. The master portion consists
of an inverting compound gate, Tj through Tg, in conjunction with an inverting
feedback gate, Tj^ through T£2- The slave section consists of an inverting
compound gate, Tg through TIQ, along with a feedback inverter, T23 and T24-
The use of compound gates results in only one internal node, which
must be completely switched in voltage within the minimum clock pulse-width.
Furthermore the minimum clock pulsewidth can be made to approach the delay
through a single compound gate. The set and complemented reset inputs were
selected to minimize the time delay complexity of the circuit.
Diodes DI through D^Q are used to provide clamping to ground and the
positive power supply of all input gate lines.
B. MASK LAYOUT
The circuits were layed out using our conventional rules, of which the more
pertinent are listed in Table IV.
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TABLE IV.
LAYOUT RULES
Source diffusion opening to drain diffusion
opening of a MISFET channel
Minimum contact opening
Minimum p-isolation opening to p-channel
source/drain opening
Minimum conductor width
Minimum conductor spacing
Typical sheet resistance
Molybdenum
P+ diffusion
N+ diffusion
Minimum overlap of gate thin oxide with
source and drain openings
Minimum overlap of gate metallization with
gate thin oxide
Spacing of p+ diffusion opening to n+
diffusion opening
minimum
typical
0. 4 mils
0.2 x 0. 5 mils
0.3 x 0.3 mils
1.2 mils
0. 4 mils
0.3 mils
120 milliohms/square
50 ohms/square
20 ohms/square
0.1 mils
0.1 mils
0.4 mils
0. 8 mils
The beam lead rules have been selected to enhance reliability. Figure
11 shows the minimum dimension rules which were adopted. In order to have
relatively square corners on the final chips, it is necessary to use corner com-
pensation on the back etch mask as shown in Figure 12. This particular com-
pensation has been selected to provide relatively square corners without unduly
constraining the size of the chips or wasting wafer area.
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Top Edge of Chip
Back Etch
Mask Outline
Figure 12 . Corner Compensated Back Etch Mask
25
The NOR Gate and flip-flop circuits were combined as members of the
same cell for purpose of layout, maskmaking, and fabrication. Subsequent to
back etch and final processing, of course, the two circuit types were separated
as independent pieces. By building the two circuits together, it is possible to
learn more about the devices in the flip-flop because more detailed measure-
ments can be made in the more simple NOR circuit with its test devices.
Figure 13 shows the layout of the NOR Gate portion of a basic cell.
The size of the circuit was influenced largely by the need for eight beam leads.
The large devices are highly desirable for the driving of capacitive loads and
for facilitating the evaluation by the Quality and Reliability Assurance group in
the event of processing problems. Channel stoppers have been used on all n-
channel devices so that a thorough evaluation of each fabricated lot can be made,
even if the n-channel devices are depletion mode. The basic NOR circuit chip
is 24 x 43.6 mils exclusive of beam leads.
Figure 14 shows the basic layout for the flip-flop circuit portion of the
basic cell. The same basic rules were followed as for the NOR circuit. Pro-
tective diode clamps were included on all gate inputs. The chip dimensions are
43. 6 x 4 1 . 2 mils exclusive of the beam leads, which project an additional 6 mils
in each direction.
Figures 15 through 23 show the various masks used to fabricate the composite
cell in beam-leaded CMISFET form, which is 83 milx46.5mil. Figure 15 shows the
P-island isolation mask. The top portion of the cell is associated with the "D"
flip-flop while the NOR gate is at the bottom. Figure 16 shows the P+ diffusion
mask used to form the sources and drains of the P-channel devices, provide
channel stopping on the periphery of the n-channel devices, decrease losses in
the ground potential distribution network, and form the input signal clamping
diodes to the B+ zone.
Figure 17 shows the N+ diffusion mask used to form the sources and
drains of the n-channel devices, decrease losses in the B+ distribution network,
and form the input signal clamping diodes to the ground distribution zone.
Figure 18 shows the thin oxide mask used to form the first layer of
gate dielectric, and to decrease the abruptness of the metal transition from
field oxide to contact opening.
, Figure 19 shows the contact opening mask. Figure 20 shows the
molybdenum metallization mask. Figure 21 shows the overglass opening mask,
used to provide openings for the beam-leads to contact the buried molybdenum
metallization, and to remove the overglass from the area between the individual
circuits. Figure 22 shows the beam-lead mask with extra pads for the test ele-
ment transistors in the NOR circuit. Figure 23 shows the back etch mask used
to separate the chips from one another.
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IFigure 15. P-island Isolation Mask
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Figure 16. P+ Diffusion Mask
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Figure 17. N+ Diffusion Mask
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Figure 18. Thin Oxide Mask
32
-I
• l"
I I
Figure 19. Contact Opening Mask
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Figure 20. Molybdenum Metallization Mask
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Figure 21 . Overglass Opening Mask
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Figure 22. Beam Lead Mask
36
Figure 23. Back Etch Mask
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VI. AUTOMATIC TESTING PROGRAMS
Figures 24 and 25 show the function of eachbeam lead in both the NOR Gate and
Flip-Flop circuits. The pin number designation for each beam is encircled.
The schematics for each circuit are shown in Figures 9 and 10. Functional
and Parametric tests have been programmed for the Teradyne J259 automatic
tester.
A. NOR GATE CIRCUIT TESTS
Table V is an outline of the NOR Gate Circuit test program. The first
three tests measure the nature of the lead to chip contacts. Tests 4 through 9
are used to determine the gain and a minimum threshold of 1 volt.
In the device there are three reverse breakdown voltages of interest. These
are determined in tests 10, 11 and 12. In the next four tests the gate dielectric
is checked in both polarities at 15 volts for both the N- and P-channel test
devices.
The last four tests for the NOR gate check the logic function and fan out
properties. The NOR function and the Flip Flop use negative logic.
The actual test program for the NOR Gate Circuit is shown in Table VI.
B. "D" FLIP FLOP TESTS
Table Vllshows the "D" Flip Flop Test Program Outline. The Flip Flop
tests include a testing of the proper set/reset operation and a check of leakage
and breakdown voltage between the p-island and substrate. The detailed pro-
gram is shown in Table VIE.
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TABLE V
3-INPUT NOR GATE TEST PROGRAM OUTLINE
TEST*
(OCTAL) OHMIC CONTACT TESTS
Test 1 Leakage current from test beams to the rest of the device.
At least 40 kfi
Test 2, 3 Is there a diode action at the ohmic contacts. If not, what is
the resistance
FET PARAMETERS
Test 4 What is the threshold voltage of the n-channel device.
PINS 1, 3, 5.
Test 5, 6 Two points of the characteristic to get gain.
Test 7 Threshold voltage of the P-channel device. PINS 9,10,11
Test 10, 11 Two points for gain factor of P-channel device.
JUNCTION BREAKDOWNS
Test 12 N-Channel device to P-island
Test 13 +V to ground (substrate to P-island)
Test 14 Substrate to P channel Device
DIELECTRIC BREAKDOWN
Test 15,16 Gate to device and device to gate reverse breakdowns for
17, 20 P, N channel devices
FUNCTIONAL
Test 21 Test for logical "0" output for a logical "1" input at each
input on the gate (3 tests)
Test 22 Test for "1" output for "0" on all inputs.
FANOUT CHARACTERISTICS
Test 23 What is the sink current when all inputs are high
Test 24 What is the output current when one input is low
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TABLE VI. NOR CIRCUIT TEST PROGRAM FOR TERADYNE J259
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TABLE VI. NOR CIRCUIT TEST PROGRAM FOR TERADYNE J259 (continued)
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TABLE VI. NOR CIRCUIT TEST PROGRAM FOR TERADYNE J259 (continued)
3 M 11P 1 f- M 1 I. 1
3 J ? 1 P t <? V F 1 5 y L
:• ? ? 13 *'/ *• F i ? y L F P
3 » f \ V. r 5 •» F fc
31? 1 !* 'c' K V F, p fi F F
3 1 f- f (^f/C7 <" TEST
317 1 ? p P f- T 1 <?. N C P
3?" IJff? *.:• LVS
2^3 -5*1 'C *"S1?
3?^fPP5!' f TFST
3^f 1271 '^Tll, ASH-C
3?f i?P7 ?: TO? TCC7
3?> ISP? '{-' L»»a
3 3 P 5e «5 •«•• K S11
331 F?PC ^ TEST
332 !SPe ^ Tl2. LLG
323 S1 1 ^ -I.G1
334 12P2 r LI^R
33? :»P1 K >S1S
33f e?3? ^ CRP CF Bk TEST
327 14(? X Pj VL
3/? 14<M !C F14 L13<si g*(? 'c P B ^ L E P
?<•'*. S0. 'C •' 'RPCS IGKOPA REF
3^3 1P-?P! XT 1-3. rpp
3^ -s 1271 x, « S M C
X Tf51 TPCS.
'« LCP
CP1
3f 1
3fP f ( ? ? 3 ! t CP PU PC T E S T
3£3 14(71 T. PI 4 LI
'< F^ VL F.P
X- R P C S T G M 3 R A R B 1 4 81
S ? 7 F C < ? ? > ' C P ^ T E S T
2fP 7777 T - S E T L P
2^1 1SP6 ! t ;Ti4. LL.R
3'< SM 'c 1..61
3 ^ 2 l 2 r P i C Lh'S
T f.. jj p f t, T; N S t 3
jf ? 6 ( ? « T r, rp p^ PC T P S T
3^^ 4PR ^ F4 t. (?
3 ?. 7 !! <* ? '^: c H f L
2 7 f 1 3 f s? T c 1 3 f L F. P
371 ?° < S F C 5 I
ST
? 7 / 5 ? r- f '' T 1 E . I. ^  <?
3 7 f- f 7 1 «• v c <[ 4 44
37f ? F ? . 2 *• CP PIA T E S T
TABLE VI. NOR CIRCUIT TEST PROGRAM FOR TERADYNE J259 (continued)
3?7 1.3 P* c F 1 3 I.P
4fi' 1 IP? --c c 1 1 |_p
<: f 1 4 r i r = 4 i, 1
4 •• < 3 P P ~ P 3 M_ F o
4? 3 P '<'•' * p r ? F.FF
4C4 «?.•"> rTlC. :RP CF TFST
iff 40P. 'C '=4 |p
4 f- f: 1 4 " 1 'C F J 4 L 1
4 f 7 J 2 * fc ' « PI? * I FP
/If 1S71 <-Tl7.
411 1 4 P 1 'C
413 S 7 5 -r ^ « 1 g
41 4 scipg •«-. a U. TEST
4 IF IB ''-• qK'FG F-FF
^•TSP, CBP CF TEST
4 i 7 1 4 P 1 "-• P ! 4 L 1
4?f 4 P1. 'C P 4 L 1
421 -2ft! 'C P3 f/L EP
C
-
T
'S1. NCP
4?3 !24P. •*'. CTN
424 PI t. .21
42F 1P.C0 "" KCP
4?f 1P.76 '* CS CRF CP AP BW
427 31fi % S3 VX1 PHLS CL1
4?P ff ?P. 1(: Cll .58
431 416 '*"• ;84 FV VXl PIKU3 CL1
43? eep0 ^  ri2.ee
433 4?p? '^ S« VX.l MINUS Cl.8 END434 'SOPS? 'i; cs.ee
"-
:
 Fff L-5
r
- 'P7 U5
2 _. 4^7 24^3 'C P?4 L3
S 44P fPP !^ P5 !„?
n 44j nee T. PI i i_p
:(i Ci2 LP
'^ Ft3 L!K
'
r
 -Plfl U?
'
c
 'PI4 LI
'C 'F4 L4
'« P15 PL EP
'
K
 SCL.CU3 L5
r
 P7 6
:.77 '- Pje REND
!J(5 '« K.NEG 'FBI 6 Bl
•"^ ^ i.ys
;i?3 «• ^816
"M !" PC TB5T
/ 1PPP -r,
- F 1 p i p. r. r: p
t 27 "3 v P?7 L
7 C ? f. ^ P fi I 5
TABLE VI. NOR CIRCUIT TEST PROGRAM FOR TERADYNE J259 (continued)
/' 1 1 f ? 5 '"• c 1
7 p e p :> P •" f fc
/ ? 7 7'' 7 r- S P 0 S P P 1. 7 S 1 B 3 83 P 4 P 5 P. fi
S 7 4 J 5 i f i > f > ;-' :Tj:3. v y g
* 7 e (51 3 <•:
*7f 1 P, :'!7. !-"T;4. S£P
<5''7 12"P "• I.*S
"•/r f i 7 T. N8?t
5!:i! Ip.'P t;
5"^ Ipo'i? -l
5 -•* ? ! ? :? f v K C P
•5^4 l(7i p ~ rp
5?5 (":? C f6 L3 EP
5?^ Sf? v SU TEST
5/7 7717 <> FKFG 'F617 fil B2 B3 R4 65 B6
51? IS 34 'C STRP
;?11 4147 -I, G?. SI PV FO AD 30 XRR
^51? \\ •" ^TNI ^AXl
5 1 ? 1 Pfffl '- 5?CP
51^ 1555 •:• 1?35.
5jf H7 '"KSl. fcFT MFF E7
•5 ' * S4-?(?. -•' Cf.PI?
5 '7 4S?S • FFP VXI CL(?
'•f-;1 1 J3 "-^SS. ^FI W* E3 •:5 ?; «?'R - ci.Pi.ese
f 5? 451? '-V FFP VX1 CL1
i •£ ?, ' t
t.-'e 173 'V.J3, ^FV KFP E3
?>*• S42PI <: n5.t«(!.
- FPP VX.1
^ c 5. P e
53« }tf> '^KS4. .f^FI MFF F.fi
52< «e?.? - -iif?.?e
S3? 42*3 ;: PPF VX.l CLe
e -»/ B r» nr - r 1 a'. 0)0 .
f•?? HO *-v.5E, KF! KFP E4
53? 4'?!7 '• Cl>-(!
537 45?? C FFP VXJ CLe
R3
545 5e '?£? '*• r o . f C 1
5«? *5?5 ^ FFP VM C L 5 I
f ^ £ a r>f><? :: n 1 " . P. P
f 1 ? 1*7 -. v « 7 , >• F I V F C F 7
f ^ # K £ ? (? • <"• r; j c , # (/
f - ) ? 45177 - : C FV\ ) ( .1 CIJ
?-f ? ? * > c "" n i w ' . p j ?
f " ! 1^/t s 'V .« lp | i f ' F T V F f - F4
TABLE VI. NOR CIRCUIT TEST PROGRAM FOR TERADYME J259 (concluded)
f c ',' £ " £ • ' . r 1
 m (I (?
*?:« *?.:« : : H F V V X 1 C L P
f = <: ?' 4 ; P * r F ." 7
£*S 1. M -M=! i , J.-FI KFV E4
"?
V X I C L P
3 t : *S ls» »FV VFF E3
rf ; f ; C 2 . P J C
'1 '^ FFP V X I ? Cl.(?
:e- s? 113 '^MSl^f ^FV
t t f . ee?o « i : i<?.e«!
ipfi? 42 f f f i * ppy VX1 CLP!
f.7f 5f» C r?.1?!
4 ' VF! MFF E7
<"5"2 • ' eFP VXI CLB
7^ f ff! c C15 ,0JP
Jl.R/ fPI
f77 4Sr»f i C FFM VXI CL(?
7 4 ? ? - C15.PJP
•em J 5 C 5 •«' i?p!
s 'Cs.ee
c FFM vx . i CL8
0 I(s 'e
, - v..., JSP! '
s >t? 58??? •$ Rii '.se
n eil 421fi '^ FFM VXI CLI
•€1.2 0 •« e
• f ! 3 134 ! 5MS2c» >FV MF-f E4
w -en BE5j? •« cn.'.se
•€15 -42?g '« FFP VXI CL?
,1.7 1 54 :CM,«2i » yFV MF> E4
cs.^e
VX.I CLI
e
 6 I, 1
*7 LI
C1P LI
47
\
TABLE VI. NOR CIRCUIT TEST PROGRAM FOR TERADYNE J259 (continued)
i 7Q 7 ? *j "•••' F 7 I. *
* • > ; ? ? • ' ? " '"> TF-ST
; / ? 7 7 " 7 r- S P C S P P 1 7 61 B 2 83 P 6 R 6 B 6
t7f <51 3 f :
f v f - P. 17 '<••
f. !•'1 IP" ^ (7 c; NCP
.c,. j lt!','i? '\. KpP
F. •-•' ? 1 5 f! C1 f. K p p
F !?^ 1 P 1 f '"• C P
5?? (:':? t Fg I..3 EP
5?^ g-C'2 ' ; SU T E S T
F/7 7 7 1 7 <: ; F.KE'G FB17 Bl 92 B3 R4 68 B6
Fi? IS 3 ^  - -STCF 1
;f H < S 1 < « 7 - IGl . SI RV RD AD 90 XRR
F i "* 1 (?)? (? '-
F 1 ^  12"2 '- 1?22
F jf H7 ' 'K«l . » - - F T MFF E7
• e 1 ' 5 ^ " ? - • C F . P P
; • 7 <2??. • •" F F P V X I
:» •. j 113 ".- y.j S , V FI
:
 F *", * 9 , 3 f f . ' - ' • C-1 P!', 8 8
f - ' ^ 5 1 2 'v F F P ' V X I CLI
r-^ R •• f-
>FV
F57 4 2 ^ 3 - FFP V X . 1 CL0
• & 3 ? 2 4 7 K ' ^ C 5 . P 2
• E T « 1 46 "•"• KJ4 . ! ^ F I KFp Pfi
•e T
I?! 4 2 T 3 ; ' FFP V.X. I CL8
t ^ ^ , p i 7 i 7 P v r i G ? » ( ? ?
fie 1 ^ ' -Mfg . *FI ^FF E4
F.^7 4 ^ 7 ? C FFP VXJ CL2
E3
F45 2 e ? 0 C : r ,4 .CR
F f l ? ^ 5 ? 5 ^ F F P V X I CLP!
F if 1*7 •• .*«7. f FT yFK F7
t ^ £ t * ^ : ? f 7 ' ^ r i ? ! ? £ ?
f 4 ? ^2»7 - : C F V " V X . ! c t ,?
e-f « ? • > ? ni.«.c?
 4 6
TABLE VHI. FLIP FLOP TEST PROGRAM
T 1
* - ? • > £ ". 'r FLIP PI.P
' '". ? P •' " '•"• ' C <7 P
i . + C ^ I ^ l ? P
) ' • ? • • 1 ? " • ? • . : T i , ,\ c F
1 -'? 1 v ~ v ••... ,\ c p
u-r 71? = ?. .; »« rg CP P U . P C TEST
1-1 1^7 r. M. c 1
 j v F v/ M F ^  E P N C C !.. M P
i:-:? '3i ?P ! ' r.f-. .s?
«
 r
' . FPV v> 1 CLP
•? •' 2
} .< = ^ 6 ? f i ;; S C V X l ^ I M S
1 * * 3 ^  ? f« '^ C 7 . P' 0
' " - 7 1"l •-: PI LI
3 7? S17! -' =2 Lt
171 3 >'•* 1 !^ P 3 1.1
1 ? ? •« f11 - F 4 L 1
J / 3 «•» 1 ""• P <? 1,1
176 15>*;!> v P I C ? ML .EP
i / 7 ^ p i? 3 •';
^ C P
11
 3 v ^S CP El* PR T E S T
-.p. - f - M j g . >-FV MFK EC N C C L M P) ' > ? < : ^ ?.<?(?
•?? c- • PFM v > . i cut?
"I - I?
'(?!? :v; c i ff |_ip
' f (? ' r ' ? 7 " L E P
'1 j ^; 5 N E C P F 1 4 ei
• 2 1 3
2* . f 1*1 ^ ^?1
51? 5CM3 ^ CP Rl» PC T E S T
?•;? 15fi 'C ?1 Lf EP
?? 1 ^P.P5 ^ fiPTS PB1S ?1
i^c e p i j r "F Pi» TRST
?>v- 7-->? "' ;-7 I. P
^ SKFC PF16 P1
? .•* i 1 ? ? t' '•"• iff r R P
? 3 ' 1. S '••' A c i. r c
IP i
i S v r 49
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TABLE VIIL FLIP FLOP TEST PROGRAM (continued)
1
 r 7 1 1 ? '"
'7 1 « 6 "•
1
 -• $ £ - • > ? :.
• e^f i f- . v
'*. * P" P '"•'
:
 3 3^1 ~
>' M - •? :;:
. ? ^ ? i 7 •'.;
^ 1 !7 f7p ;"'
i 7 1 P C P 'v
s? 7 p f? ? f;
1 l-»3 -
if f ? ? > P ".:
TPT Trn i
»< « CK? rp R^
vpj ypN £/!
r K
 e r? p
FP^ v > 1 C !. P
r 1 r1 . p P
^3 1.1
F 1 1 M. PP
FF17 PI
"FV vf* E3
* 1P.PP
c
 F v y y 1 C !. P
fP.5P
KPCS IG^ORA RB17
STCP
26
2 7 ?
571
2 7 5
273
27^
?77
• 3 K - P
3 P 1
3P2
383
1P1 - C F l .
2 P 1 / - - C
^ P 1 T,
S ( ? l ' r :
€51 c :
C' t:
4 f l ? C
f. PC P C
'C
3P7 RP!M f
313 .1 P • P g C
3 ' * 1 ? f 0 'r:
3 ^ B 11? 6 P 'f-
31 P e^ c
317 ' v *
1 c
1'
P! L1
F? LI
c
* LI
P* LI
F^ LI FP
1PPP
1? 1 C
7x)P
1P2P
13
1P.RP
1?(?K
1P4P
t Pi5
t.V-A 50
TABLE VIII. FLIP FLOP TEST PROGRAM (concluded)
1 P4P
• 3 7 ? 7 7 7 7 f : 7 7 7 7
2 ."• ? ? P <"M •'• f P 0 1
?''•'• 1 P /< {?• •<".' 1 P <J P
3 3 f - ? '•
337 1 !? P 2 <
? t 1 t P 1 c v
3 '• i fen f,
^ •; ? IP.'" s 1
3 '- 3 1 p f' P. 'f • • « p p p
? i- * 1 p r p f. i p p p
3 < 3 ? i P r p '-' 1 P P, P
3 ^ f 1 P P P 'r i p P p
3 f 7 \ P r- 0 ', 1 p p p
• 3 f P 1 S P P -e
35) 374 ^
3 f ? 1 P /: P •<-' 1 P 4 P
3C3 . fi ?_ f- =15
fp. PP 'C
^ 6 1 3 r,
erf i -c
'C
'C
c
•c
• 3 ? e i??p. -c
3^ - f iepp, c
3*;7 ! 2 ? 4 c 1 2 3 4
37? 1 P P -c ] p P.
371 4P5 'C 4P.P
3 7 5 4 2 P 2 ' C 4 ? P 2
373 P! •<• P
374 iPP i ' t 1^p
3 7 P 7 4 P ? ' C 7^p,p
376 4 2 P 3 T
377 (? 'f 5$
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VII. EXPERIMENTAL ELECTRICAL RESULTS
The testing reported in this section includes three different categories of
tests:
• Mid process testing
• Testing of fully processed wafers just prior to chip separation
• Dynamic testing of individual circuit chips mounted on ceramic
carriers
A. MID-PROCESS TESTING
Immediately following the last step in the formation of the ohmic contact
platinum silicide areas and just prior to the application of the molybdenum
interconnection metallization, a temporary aluminum metallization was applied
to allow in-process testing and screening of the wafers. Figures 26 and 27
show how the NOR gate and "D" flip-flop areas of the wafers appear during
this interim period. Normally, the wafer was never annealed at this point in
the process in order to prevent possible permanent contamination. Early in
the program, a single wafer was, however, annealed at 500°C for five minutes
in order to observe the annealed characteristics of the devices. Figures 28
and 29 show the curve tracer characteristics of the test element transistors
which are part of the "NOR" circuit.
Normally the unannealed wafers with aluminum metallization were partially
evaluated and the temporary metallization was then stripped off and the wafers
proceeded through the rest of the process.
B. TESTING OF FULLY PROCESSED WAFERS
Figure 30 shows a photograph of a portion of a wafer which has been fully
processed on the circuit side of the wafer. Both a "D" flip flop and a "NOR"
gate circuit are seen as the two elements in a composite cell.
At this point, the wafers were 100% tested on a Teradyne J259 automatic
test system using the programs discussed in a previous section. Table IX
shows a typical printout of the results of 100% testing a complete wafer for
all NOR gate circuits. In this particular case, 412 units were tested and 199
passed the acceptance criteria. Table X defines the decimal point location
and units designations for the above printout and for a typical flip flop readout
which will be discussed later.
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Figure 26. NOR Gate CMAOSFET Integrated Circuit
Figure 27. "D" Flip-Flop CMAOSFET Integrated Circuit
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Figure 28 . P-Channel Test Device Characteristics
(Vertical 20juA/cm; Horizontal 2 volts/cm;
1 volt/step)
Figure 29. N-channel Test Device Characteristics
(Vertical 20juA/cm; Horizontal 2 volts/cm;
1 volt/step)
Figure 30. Beam Leaded CMOS NASA 1971-1972
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TABLE DC.
TYPICAL COMPUTER PRINTOUT OF THE NOR
CIRCUIT TESTS ON THE TERADYNE J259
(Sheet 1 of 4 Sheets)
.•'JArER_ *51-4 2/P/7.2
15 H .
IJL'M NOR
771 ITS' ~
412
MX
412
3IN
1
13
1 1
14
15
17
TEST
1
2
3
4
5
7
10
1 1
12
13
15
16
20
21
22
"24
199
1 1 5
24
59
3
2
103
313
40
2
239
TT
245
273
204
69
3
~ 3
1
1
2—
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TABLE K.
TYPICAL COMPUTER PRINTOUT OF THE NOR
CIRCUIT TESTS ON THE TERADYNE J259
5X
ADA1T?
(Sheet 2 of 4 Sheets)
MX5
TEST
"CT'i " •
IT
0
16
32
"""43"
•54
30
95
175
240
256
2^3
" 3~0~4
576
""603"
1680
HI pi M03
1
1 5
412
52.42
64.30
66 . 99
~"6H\68
70.37
71 . 35
.72.33
72.57
72. HI
73.05 ' '
73.54
73.78
74.02
7'4.27 '
1 00 . 00
TEST
C'A1
TT
0
— -RTJ~
95
r i2
123
" 1 4 4
160
~T73~~
192
"203"'
224
- 240 -
256
272
233
~30"4"
2 '
16
.313
3.51
~ "3.33 ~~
1 1 . 1 6
2 2". 03 ""
36.74
"43. "88' " "
54.95
" 6T.93 "
69.00
"75.99"
35.30
- qa.PT""
92.01
95.34
93.08
l"00.00" "
TEST
C'\'
"TT
D-
192
~2~2"4 "•
256
— Z83"~
320
~3o2
384
413 ~
443
43:)
§12
544 .
57?r
• 603
640
1 696
32
"3 IT
r.oo"" '
7.9*
" T5V97 —
30.57
•~37759"~
46 . 96
53". 67
62.61
""70.60
73.59
33.06
39.13
93.61
94, 8R
96.16
96.48
100.00
T=sr
cw
IT"
0
1
2
3
"4
5
6
8
— -j-g--
13
13
582
161
1665
4 "
1
~~;302
80. IT"
S3 . 4 1
~9T.T2~"
92.05
94.37
94.70
97.01
97.68
93. OT"
93.34
93.67
99.00
99.33
100.00
TEST
CV7 "
rr
0
" "43
80
"'""96
1 1 2
123
144
" 160
176
T92'
203
224
240
" 2 5 5
272
' 233
304
" 336
16" "
300
1 .66
2.00"
2.33
""T. 33"
5.66
1 5 . 66
25.33
40.33
52.00
357"65'
76.00
33.66
39.00
""'94.66'
93.00
99 . 33
99 . 65
100.00
"TEST"
cw
-j-j—
32
B3"~
96
~ TDT~
112
23
— T35
144
~T52"
160
163
176
l"92~
256
" " 6" """
3
"~ 3~0~C5
"7763"
2.00
" 3.00
14.00
~ 25". "33"
41 .00
~ 5 4. "56
72 . 33
" 83/00'
89.33
95 ."33
93.33
99.00
99. 33
"99 . 66
1 00 . 00
TEST
CW
TT
0
1
2
4
5
6
9
1665
7
1
300
64.33
67 .00
73 . 33
79.66
35 . 66
92766"-"
93.66
94. 33
1 00 . 00
TEST
CN
TT
0
16
43
80
1 12
144
"T 60"
176
203
224
10
16
233
3.13
3.53
3.88
-3794-
7.77
~ T2V01
19.43
37.45
1
 67.49
""88 759 ~
96.31
""9B.^jT"
99.64
100.00
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TABLE DC.
TYPICAL COMPUTER PRINTOUT OF THE NOR
CIRCUIT TESTS ON THE TERADYNE J259
(Sheet 3 of 4 Sheets)
•TEST 12 TiST l3 T~bi l4
^ 4 "CW 64 "CW 1
~TT 233™ J? 233 -I1- __ 214_
0 0.70
143 T/76
152 2.47
1 64 2732"
J63 _ 3. 13
ITS"" 3.88
180 5.30
"1BT5735
133 7.77
~T92~ ro.95
196 18.37
T O O 2 6 . 1 4 ..... _IU«3 ^4. 16
1 408 _ 25.79
^ "26~. Pt
100.00
s s • *— s
TOZ*-
TEST F5~- ~TEHT T7 T^ST ~ -2U— , JEST ZT
CW 1 CW 1 CW I Urf 16
7X 211— ~TT 2T1 L1 5ZT
0 97755- "0 25759" 0 3T727
21 93.13 I 27 .96__ 1 33.38 _ _
~"24~"~9~T. 5P 2 " 4 2 - r t S " ~ " 2 " "47736
133 99.06 3 4 3 . 8 1 3 50.23
T?5 y-? ."5"3"" ^ 73793 4 //. 12"
172 100.00 5 93.99 5 89.09 _
5 9-6720 " 6" 9-5726"" V* 957*5-
16 7 98.10 1 93.57 _J 12 _ 95._6_1
1 —3 TOO. 00 - " ^ "20 99705 I 2~T 95.94"
214 29 99.52 144 9 7- '°
"Tcrs njOTTXT r5^ y / .bb
93.59 176 97.90
224
480
~4-9"5~
544
•~T57~
734
1680
93.06
93 . 38
~93755~
93.71
~ '9 3737"
99.03
\ 00 . 00
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TABLE DC.
TYPICAL COMPUTER PRINTOUT OF THE NOR
CIRCUIT TESTS ON THE TERADYNE J259
(Sheet 4 of 4 Sheets)
TEST 22 TbST 23 "
CW I Crf I
-IT — 2oz " IT 201 :
T) OV49 ' - . 0 " ' "0700"
1199 46.53 l l 9 3 - _ __0.99_
"rzoo""roo. oo ' T94^-" 06.21
1195 93.50
I I 95 I (X). UU
IKSi1
CW
ii
0
88
95
104
~TT2~
120
123
136
144
152
~T60"
203
216
256
560"
1672
3
201
0.00
1 .49
24. 3f
33.80
73.60
92.53
94.52
95.52
96701
96.51
97T01
97.51
93.50
99.00
99.50
I 00 . 00
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TABLE X.
DECIMAL POINT LOCATION AND UNIT DESIGNATION FOR
TERADYNE AUTOMATIC TEST PROGRAM PRINTOUT
NOR Gate Circuit
Test
1
2
3
4
5
6
7
10
11
12
13
14
15
16
17
20
21B
21A
21
22
23
24
Decimal
Location
XXX.
x.xx
XXX.
x.xx
XXX.
x.xx
XXX.
XXX.
XXX.
XX. X
XX. X
XX. X
XXX.
XXX.
XXX.
XXX.
XXX.
XXX.
XXX.
XX. XX
XX. XX
XXX.
Units
nanoamperes
milliamperes
millivolts
microamperes
microamperes
milliamperes
nanoamperes
microamperes
microamperes
volts
volts
volts
nanoamperes
nanoamperes
nanoamperes
nanoamperes
millivolts .
millivolts
millivolts
volts
volts
millivolts
Flip Flop Circuit
5St
1
2
3
4
5
6
Decimal
Location
X.XX
XXX.
X.XX
XXX.
XXX.
XX. XX
Units
volts
millivolts
volts
millivolts
nanoamperes
volts
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The individual p-channel and n-channel test element devices which were
included on the NOR circuit chip were evaluated extensively insofar as they
directly reveal many of the electrical characteristics of the process. Figure
31 is a composite graph showing a summary of six distinct groups of data
for the same wafer. Each group of data defines the variation of a test tran-
sistor drain current as a function of the gate to drain voltage under certain
conditions:
P-channel Test MAOSFET (left half of figure)
#1. The curve showing the experimental points marked with a
triangle shows the hand measured variation of Vlrj for a
typical device which was measured at mid-process testing
as discussed in the previous section. During this hand
testing, at least twelve devices were randomly selected
over the surface of the wafer. The curve shown is for a
"typical" device in this group.
#2. The curve which uses diamonds as point markers shows the
same measurements being made by the same operator and
on the same wafer as in test # 1 but after the wafer has been
completely processed just prior to automatic testing. Again,
at least twelve devices were randomly selected over the
surface of the wafer (but not necessarily the same devices
which were tested in test f 1.
#3. The curve designated by circles encircling the experimental
points represents the median value of the 100% testing of the
fully processed wafer by the J259 automatic test system.
It will be noted that automatic measurements were carried
out at a higher current level than that of hand testing.
N-channel Test MAOSFET (right half of figure)
#4. The curve marked with triangles in the right half of the figure
represents the identical situation as in test #1 except that it
corresponds to the companion n-channel device on the same
circuit chip as the device discussed in#l .
#5. The curve marked with diamonds in the right half of the figure
 c
is the n-channel version of #2.
#6. The curve marked with circles in the right half corresponds
again to the n-channel version of #3.
The circled points of Figure 31 can be found by examining the computer
printout results of tests 5, 6, 10, and 11 of Table IX.
An examination of Figure 31 shows that the extrapolated median threshold
level of the p-channel devices is -1.6 volts while that of the n-channel devices
is +1.8 volts. By comparing the triangle marked curves with the others one
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sees that annealing has a profound effect on the threshold level and an appre-
ciable effect on the gain factor which is directly related to the slope of the
lines. It is also interesting that in this particular example, there is an
amazing degree of correlation between the median 100% testing curves and
the small quantity random hand tested samples. The diamond marked curves
involved as many experimental points as the triangle marked curves, but
since they fell on a straight line, they were not all included.
Figures 32 and 33 show similar information as Figure 31 except that
it is for other individual wafers. The three wafers of Figures 31 , 32
and 33 were each processed in different lots up to the mid-process testing.
They were then combined as a part of a new "cross-sectional" lot which was
processed through to the completion of the process. The threshold voltages
and gain factors might therefore be expected to vary substantially as a result
of being independently diffused, cleaned, etc. The extrapolated Teradyne
threshold levels are -2. 3 volts and +1. 6 volts for Figure 32 and -3. 2 and
+2. 3 volts for Figure 33.
Two extra beams were included on the NOR circuit chip in order to
evaluate the contact resistance of the gold beams to the n+ diffused silicon.
Figure 34 shows a distributional plot of resistance between the two test beams
based on 100% Teradyne testing of the associated wafer. Since the two
beams are interconnected by about 1. 5 squares of n+ diffusion, one would
expect a minimum resistance of about thirty ohms between the two beams.
The remaining resistance should then be associated with the two ohmic contacts
i. e., the test beam #1 to n+ contact in series with the n+ to test beam #2
contact. Figure 34 would therefore indicate a nominal contact resistance of
about twenty ohms for the particular wafer considered. Figure 35 would
indicate a nominal contact resistance of about fifteen ohms for a different wafer.
Similarly Figure 36 would indicate a nominal contact resistance of about
fifteen ohms for wafer #49-4.
The automatic NOR Gate test #13 entitled Substrate to P-island Breakdown,
can be affected by many factors other than the specific junction defined in the
title insofar as the result can be affected by the breakdown of the protective
diodes on the input gate lines as well as by poor alignment of the metallization
on the wafer. Figure 37 shows a distributional plot of the breakdown for the
three wafers previously described — no attempt was made to ascertain
whether the relatively high percentage with "breakdown" below fifteen volts
was due to wafer edge effects or random effects.
Tests 21, 22, 23 and 24 in the NOR circuit automatic program were
intended to demonstrate the NOR circuit signal levels under operational
marginal input signals and output loads of 200 microamperes. Figures 38
and 39 show distributions of no-load and loaded signal levels for wafer 51-4.
Figure 40 shows the leakage current drawn by the test beam #2 to all
other points on the NOR circuit chip for the three wafers under discussion.
The very non-normal distribution may point to poor edge registration causing
short circuits rather than actual leakage of the small diffused n+ region. This
would also account for the apparently non-normal substrate to p-island break-
down situation.
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The automatic testing of the "D" flip flop was intended more as a screen
for good devices rather than to define the detailed process characteristics.
Table XI shows the computer printout from the 100% automatic probe testing
of a particular wafer using the previously discussed "D" flip flop test program.
Figure 41 shows a plot of the p-island to substrate "leakage" when ten volts
are applied between the two terminals of the flip flop circuit. Figure 42 shows
the "breakdown" voltage of the same circuits when 500 microamperes is
forced to flow between the two terminals.
C- DYNAMIC TESTING OF INDIVIDUAL CIRCUIT CHIPS MOUNTED ON
CERAMIC CARRIERS
After back-lap and separating, it is difficult to test beam leaded devices
without the use of a custom carrier to which the beams can be attached. A
carrier was designed and fabricated in thick film form which is capable of
mating to both types of circuits. Figure 43 shows pictures of carriers with
either circuit attached. Tables XII and XIII give the carrier pin designations
for the chip functions.
i
Ten NOR Gate circuits were tested over the -55 C to +150 C temperature
range. The circuit outputs were loaded with at least 25 picofarads of load
capacitance. The time delay through the circuit between the 50% levels of
input to outputtwere measured for both rise and fall time at temperatures of
-55 C; +20 C; and +150 C. The input signal extremities were always
adjusted to coincide with both the positive power supply level and ground. The
delay measurements were carried out at supply/signal levels of 5 volts; 8 volts;
and 15 volts. Figure 44 gives the results of the tests for one of ten units.
It is seen that switching times at room temperature are as low as twenty
nanoseconds while during the 25 picofared realistic load. Figures 45 and 46
show similar responses for other units. It will be noted that units such as
that of Figure 46 are capable of operating with a five volt TTL compatible
supply voltage while achieving switching times below 200 nanoseconds over
the complete military temperature range.
Ten flip flop units were similarly attached to carriers and tested over
the -55 to +150 C temperature range. The circuits were supplied with both
phases of the clock and the complemented output was connected to the data
input of the same stage thus operating in the toggling mode. The voltage/
signal margins were checked to toggle failure at the low voltage and were
arbitrarily limited to +15 volts at the high voltage end. All units toggled
correctly over the voltage range +4. 5 to +15 volts at the temperatures of
-55 C; +20°C and +150°C.
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TABLE XI. TYPICAL FLIP FLOP TEST COMPUTER PRINTOUT
(Sheet 1 of 2 Sheets)
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S3 1 IN? 1
OUTPUT? X
TO 7344
/
4H
LOT 451-4 2/12/72
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_3JN __.
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TEST 1
_£W 32
TT 395
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Figure 43a. Carrier with Flip Flop Attached
Figure 43b. Carrier with NOR Gate Attached
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TABLE XII
BEAM LEAD FLIP-FLOP CARRIER DESIGNATIONS
Carrier Function
Pad
1 blank
2 © Clock B
3 ($ Clock A
4 X Data In
5 (D + V
6 (2) Reset (normally +V)
7 (I; Set (normally ground)
8 (§) Ground
*
9 (8N Data
10 (7 Data
TABLE XIH
NOR GATE CARRIER DESIGNATIONS
Carrier Beam Lead
Pad Function Designation
1 blank
2 Positive Supply vl.2
3 Input C (§N
4 Input B (7
5 Input A (6.
6 Ground (4
7 Test Beam #1 ?
8 Test Beam #2 14'
9 Output 13
10 blank
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VIII. QUALITY AND RELIABILITY ASSURANCE
The Quality and Reliability Assurance program had the following objectives:
• identify circuit failure mechanisms
• identify the critical processes associated with each
failure mechanism
• assurance of circuit quality.
An environmental testing program, to attain these objectives, was formu-
mulated, and is shown in Table XIV. These tests are concerned, primarily, with
those physical properties that significantly affect circuit reliability.
According to MIL-STD-883-METHOD 1010 (temperature cycling), the pur-
pose of the test is to determine the resistance of parts exposed to high and low
temperature extremes. METHOD 1011 (thermal shock) states that the purpose
of the test is to determine the resistance of parts exposed to sudden extreme
temperature changes.
Further, for both temperature cycling and thermal shock, it is stated that
any permanent changes in the operating characteristics and/or physical damage
produced during temperature shock result, principally, from variations in
dimensions and other physical properties. The effects of temperature cycling
and thermal shock include cracking and delamination of substrates or wafers,
opening of terminal seals and case seams, and changes in electrical charac-
teristics due to moisture effects or to mechanical displacement of conductors
or insulating materials.
The other tests listed in Table XIV involve determination of the deteriorative
effects of high humidity, the degree of passivation provided by the process
design of circuits and the mechanical strength of the beam leads.
The initial plan was to use the results of these tests as an aid in defining
a quality assurance program for beam leaded MOS/LSI devices. However, the
program was not fully implemented because of several unexpected delays en-
countered in the fabrication of the circuits.
Because of the time constraints imposed on testing by this delay, modifica-
tions in the test program were necessary. To wit, only those tests that could
be conducted in a very short time were possible. It was decided to emphasize
the mechanical strength of the beam leads. In addition, visual examination by
light microscopy and electron beam procedures was incorporated, for additional
substantiation of the circuit integrity.
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TABLE XIV
PRELIMINARY ENVIRONMENTAL TEST PLAN
Stress Conditions No. Devices
Temperature
Cycle (step)
*Thermal Shock
(step)
Humidity
Accelerated
Temperature
(Reverse Bias)
Contamination
(NA) - Reverse
Bias
*Mechanical
• Peel Strength
• Shock
-65 - 150°C
10 cycles to 80 cycles
in 10 cycle steps
-75 - 150°C
5 min. at each temperature
15 cycles to 60 cycles
in 15 cycle steps
85°C - 85% RH
200°C
150°C
28
28
28
28
28
60
10000 G - 0. 1 to 1.0 MSec
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A. THERMAL SHOCK TESTS
Several devices were subjected to a thermal shock regime to explore the
effects of severe thermal shock on the integrity of beam lead bonds. Six chips
were selected at random and submitted to the following cycle:
1) Immerse in liquid nitrogen (-196°C) and hold for 2 minutes
2) Rapidly transfer to boiling water (100°C) and hold for 2 minutes
3) Rapidly transfer back to liquid nitrogen and hold for 2 minutes
4) Remove to air (25 C); examine under low power microscope.
This sequence was repeated three times for each device. No beam leads
were lost.
The thermal shock applied in this test is severe, involving a rapid overall
change of 296°C.
One of the chips put through this procedure was mounted beside a virgin
chip, and the two were cross-sectioned through a beam lead attachment to com-
pare the conditions of their bonds. No significant differences were observed.
Figure 47 is a scanning electron microscope (SEM) micrograph of the virgin
bond; Figure 48 is an SEM micrograph of the thermally shocked bond at a
magnification of 650X. The same samples are shown in Figures 49 and 50
at a 2500X magnification. The edges of the same beams are shown in Figures
51 and 52 at 4500X.
It can be seen that there are no significant differences in appearances.
Four of the remaining devices that were subjected to thermal shock were
subjected to pull tests. These results are described in the next section.
B. BEAM LEAD MECHANICAL TESTS
In order to ascertain the magnitude of the stresses that can be withstood
by a beamlead-to-substrate bond several mechanical tests were performed.
These tests were designed to apply shearing and tensile stresses to the bond
and the bond interface. This testing was rather delicate because of the small
sample sizes and the small forces involved.
The chips were mounted on square glass plates, about 10 x 10 mm, cut
from microscope slides. These plates were set on a hot plate and heated just
above the softening point of black wax. A chip was placed by a vacuum chuck
on the center of the glass plate and preheated. Then a stick of wax was softened
in a Bunsen flame, the end was drawn out and, with the aid of a SOX microscope,
a dot of wax was placed on the upper surface of the plate at the center of and
tangent to the edge. The dot was made just large enough so that it covered
about two-thirds of the chip area. The chip was then maneuvered with a probe
until one of its edges was parallel to the mounting plate edge. Then the chip,
with the face containing the beam leads up, was picked up by the vacuum chuck
and placed over the wax dot so that the beam leads overhung the edge of the
plate. The chip was then lowered and waxed into place.
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Figure 47. Virgin Bond (6 SOX)
(Photo No. 472)
Figure 48. Thermally Shock Bond (6SOX)
(Photo No. 473)
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Figure 49. Virgin Bond (2500X)
(Photo No. 474)
Figure 50. Thermally Shocked Bond (2500X)
(Photo No. 475)
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Figure 51. Virgin Bond - Beam Edge (4500X)
(Photo No. 476)
Figure 52. Thermally Shocked Bond-Beam Edge (4500X)
(Photo No. 477)
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Once the chips were mounted the plates could be handled easily and attached
to the testing apparatus with double-faced adhesive tape. Several ways of at-
taching the free ends of the bonds were tried; the following technique was found
to be the most successful.
A pair of fine pointed tweezers was used as a micro-chuck. The tips of the
tweezers were dressed down on a stone and shaped so that they could grip a
single lead. The inside surfaces of the tips were polished on 600 metallurgical
paper, with the polish marks normal to the tweezer axis; these served as very
fine serrations. The tweezers were then mounted on a micromanipulator and
equipped with a fine closing screw. A Scherr-Tumico force gauge, with a light
platen of aluminum clamped at the sensing point of the gauge, was used as a
sensing element. The glass-mounted specimens were attached to the platen
with double-faced tape. The gauge is calibrated in grams and records a maxi-
mum mass of 6 grams, which, corresponds to a force of 5. 98 x 10"^ newtons.
The gauge is also equipped with a moveable cursor that can be reset; this
cursor is pushed aside by the indicating pointer to indicate maximum readings.
The gauge was mounted on a positioner on a common base, with the manipulator
and tweezers, to form a complete micro-tensiometer. Figure 53 is an overall
view of the assembly with a sample mounted and ready for test. Figure 54 is
an enlarged view of the chuck and sample, showing a beam lead gripped in the
jaws of the tweezers. The entire procedure is performed under a stereo mi-
croscope at about a SOX magnification.
Essentially, five different types of stress were applied to the leads to
determine which is most applicable to beam leads and the bond integrity.
A sketch of the beam pull conditions is shown in Figure 55 , numbered
from I to V.
Initially, we felt that the beams would be stiff enough so that they could be
pushed against the undersurface of the lead where it attaches to the chip. How-
ever, the gold plated beams are quite malleable and bend away before the
applied face reaches the smallest face that can be measured on the gauge.
Thus this simple test could not be used.
In Test I, the beam lead itself is stressed by a combination of tension and
shear. Three chips, Samples 1, 2, representing a sample of 9 beams, were
mounted and tested this way. All failed at less than 200 milligrams wt. Subsequent
microscopic examinations revealed that these leads failed, mainly, at the root
of the attachment to the chip.
Figure 56 is an SEM photo of Sample 1-B at a 500X magnification. It can
be seen that the beam itself failed because of a fracture at the chip edge. This
edge is at the left in this view. The failure was caused by the high stress in the
gold, which bends into an ESS shape, and fails even before any sufficient stress,
which could rupture the bond, is applied. It should be noted that the beam did
not fail at the chuck jaws, so that any weakening caused by the action of the
chuck is not a factor.
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Figure 53 . Overall View of Microtensiometer
90
Figure 54 . Specimen with Beam Gripped in Chuck
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TEST TYPE
Figure 55. Beam Pull Conditions
II
m
IV
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Figure 56. Sample 1-B. Type I Test (500X)
(Photo No. 478)
Samples 5 and 6 were subjected to a Type II test with the beam in tension
and the bond in shear. In these tests, the leads failed under tension without
destroying the bonds. The minimum breaking force was 1. 8 grams, the maxi-
mum 4. 2 grams wt. Sample 6-B, shown in Figure 57, failed at 1. 8 grams wt.
tension. Sample 6-A, shown in Figure 58, failed at 4. 2 grams wt. tension.
These are typical examples of malleable metal failing in tension. The average
breaking force for the six beams in this test was 3. 6 grams wt.
Test III was applied to two samples, Numbers 7 and 8. The bonds were
subjected to a true peeling stress in this configuration. Some difficulty was
encountered with sample No. 8 because the beams slipped from the chuck jaws
at forces of 1 to 2 grams wt. Since this test was difficult to implement, it was
abandoned.
SEM photographs of beam lead Samples 7-B and 7-C are shown in Figures
59 and 60. Both pictures show that the gold beam was attached to a larger
area than that of the metallized conductor. The adherence of the beam to the
chip depends, therefore, on its adhesion to the molybdenum conductor pad and
the chip oxide. It can be seen that portions of the beam metal still adhere to
the surface of the chip and metal conductor after peeling, indicating that beam
failure occurred in the bulk of the beam.
93
Figure 57. Sample 6-B Type II Test Beam
Failure in Tension 1. 8 gram wt. (500X
(Photo No. 479)
Figure 58. Sample 6-A Type II Test Beam
Failure in Tension 4. 2 gram wt. (500]
(Photo No. 480)
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Figure 59. Sample 7-B True Peel (500X)
Note attachment of gold to pad and dielectric.
Failed at 3 gram wt.
(Photo No. 481)
figure 60. Sample 7-C True Peel (500X)
Note attachment of gold to pad and dielectric.
Failed at 34 gram wt.
(Photo No. 482)
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Test IV was applied to samples 9 and 10; it was also difficult to implement.
The first beam, 9A, withstood a force of 5. 8 gms wt. without failure. In this test
the tweezer tips dug in and pushed the chip itself. In further tests with Sam-
ples 9B and 9C the jaws slipped on 9B and the bond failed at 100 mgms wt. on
9C. This was obviously a bad bond since no other failed. Similar tests on
Sample 10 also were accompanied by beam slippage from the chuck.
The final test type, Test V, proved to be the simplest to perform and
yielded results that were more appropriate for characterizing bond strengths.
In this test, the beam is bent back 45°, gripped in the chuck as shown in
Figure 55, and moved so that the bond is subjected to a peeling stress. A
total of 10 samples, consisting of 30 bonds, were tested in this manner. It
was possible to observe the bond slowly peeling away, and, in one case, the
process was interrupted short of failure and the bond was examined with the
scanning electron microscope to facilitate the analysis of failure. Of the 10
samples, 6 had no prior testing, and 4 were selected from the thermally
shocked lot.
One of the samples in this lot, Number 12, showed anomalous behavior.
The first beam, (Bond 12A), broke in between the chuck and chip and the second
(Bond 12B) pulled off cleanly at 800 mgm wt. The third, 12C, peeled at 1.7 grams wt. ,
a value not very different from those obtained for other chips. The average
peel force for the other five virgin samples, Numbers 11, 13, 14, 15 and 16,
was 1. 36 grams wt. The maximum was 1. 6 gms wt.; the minimum was 1. 0 gms
wt. sufficient data to justify a more elaborate statistical analysis does not exist.
For the five samples that underwent the thermal shock test, the average peel force
was 1. 77 gms wt.; the maximum was 2.1 gms wt. , and the mimimum was 1.0 gmswt.
It is problematical whether this larger average is significant, considering the
small size of the sample. In addition, the chips that had undergone shock were
taken from a different wafer than those that were not shocked. It is also pos-
sible that heating the shocked chips to 100°C was sufficient to anneal the beam
leads, relieving residual plating stresses. If this is true, any further proces-
sing in this temperature range would improve bond quality. SEM pictures of
Bonds 15-A and 15-C are shown in Figures 61 and 62. In Figure 61, we
see a substantial lump of gold that remains attached to the pad indicating, again,
that the bond is actually stronger than the gold.
Figure 62 shows Sample 15-C. This pull was interrupted at 1.2 grams wt.
just before complete failure. Fragments of silicon remaining from incomplete
etch in the chip separation are attached to the lower surface of the outboard
end of the beam. One can see the beginning of the pad and the beam peeling
away, again leaving gold adhering to the pad.
The results of the 45° peel test, Test V, are summarized in the following
tables. The sample number refers to the chip number, the letter suffix to the
beam lead on the chip edge.
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Figure 61. (5-5-72-5) Sample 15-A 45° Peel
Attachment of Gold to Pad 1.6 gram wt (500X)
(Photo No. 483)
Figure 62. Sample 15-C 45 Peel Interrupted at 1. 2 gram wt (210X)
(Photo No. 484)
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Virgin Samples
Force CommentSample Gram Wt.
11 A 1.0
B 1.4
C 1.2
12 A 0.8 Lead broke
B 0.8 Bond came loose
C 1.7
13 A 1.5
B 1.4
C 1.2
14 A 1.4
B 1.4
C 1.6
15 A 1.6
B 1.4
C 1.2 Pull stopped
short of fracture
16 A 1.5
B 1.3
C 1.3
AV 1.36 Above samples
Virgins
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Thermally Shocked Samples
Sample Force
17 A 1.8
B 1.9
C 1.25
18 A 1.6
B 1.8
C 1.0
19 A 2.0
B 2. 1
C 1.9
20 A 1.8
B 1.8
C 1.8
AV 1.77
Grand Average 1. 54 gram
The average for all samples in Test V (omitting Number 12) was 1. 54
grams. In summary, the 45° peel test as outlined here is a reproducible method
for testing bond strength. It is the most severe test we could apply to the bond.
Further, failure occurs in the bulk of the gold beam indicating good mechanical
bond quality. This augurs well, for a bond with this kind of mechanical strength
will also exhibit low electrical resistance.
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C. SEM METALLIZATION INSPECTION
SEM inspection of selected circuits was performed to inspect the metalliza-
tions. Figure 63 shows a SOX photomicrograph of a wafer prior to back etch and
chip separation. Figure 64 shows a 1600X photomicrograph of the wafer.
An SEM metallization inspection was made of a chip that failed to meet
electrical specifications following fabrication. Figure 65 shows a 300X photo-
micrograph of the circuit. Figure 66 shows a 1050X photomicrograph of the
circuit. The beaded appearance at some of the steps occurs during the etching
of the A12O3. It has also been observed that some holes exist through the
molybdenum.
Figure 67 shows a 2400X photomicrograph depicting the layered arrange-
ment of materials at a window. Figure 68 shows a 2400X photomicrograph of
a step where metal is missing over a significant part of the step. Figure 69
shows a 6000X photomicrograph of the same step. Figure 70 shows a 6000X
photomicrograph of the conductor metallization over a step with a significant
amount of missing metal.
An SEM Metallization Inspection was made of a chip that met electrical
specifications following fabrication. Figure 71 shows a 1000X photomicrograph
of the circuit. Figure 72 shows a 2000X photomicrograph. Figure 73 shows a
5000X photomicrograph and Figure 74 shows a 6000X photomicrograph.
The SEM Metallization Inspection shows that potential problems exist in
the metallizing fabrication process. Misregistration is evident throughout.
However, this problem can be easily solved. The metallizing problem over
steps is a more difficult problem, however, requiring a more careful omni-
directional application of the molybdenum metallization.
D. SCREENING END QUALIFICATION PROVISIONS FOR MOS/LSI
BEAM LEAD CIRCUITS
No new failure mechanisms were determined for the beam lead circuits
fabricated for this program. Although based on limited testing, the above
results indicate that additional screening and qualification provisions are not
necessary for devices similar to those made for this program. MIL-STD-883
is considered appropriate and sufficient for screening and quality provisions.
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Figure 63. Wafer Before Backetch and Chip Separation (SOX)
(Photo No. 485)
Figure 64. Wafer Before Backetch and Chip Separation (1600X)
(Photo No. 486)
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Figure 65. SEM Photograph of Failed Chip Metallization (300X)
(Photo No. 487)
Figure 66. SEM Photograph of Failed Chip Metallization (1050X)
(Photo No. 488)
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Figure 67. Layered Arrangement at a Window (2400X)
(Photo No. 489)
Figure 68. Missing Metal at a Step (2400X)
(Photo No. 490)
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Figure 69. Missing Metal at a Step (6000X)
(Photo No. 491)
Figure 70. Conductor Metallization over Step Showing
Missing Metal (6000X)
(Photo No. 492)
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Figure 71. Acceptable Chip Metallization (1000X)
I Photo No. 493)
72. Acceptable Chip
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Figure 73. Acceptable Chip Metallization (5000X)
(Photo No. 495)
Figure 74. Acceptable Chip Metallization (6000X)
(Photo No. 496)
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E. RELIABILITY SCREENING TESTS FOR MOS/LSI CIRCUITS
1. Identification of Failure Mechanisms
The method of processing the MOS/LSI circuits results in a completely
sealed chip with a multi-level interconnect capability.
The contact to the P (base region) and N+ (emitter regions) is obtained
using platinum silicide, which results in good ohmic contacts and is quite re-
liable.
The results of a Bell Telephone Laboratories Study of beam leaded
devices are presented in a paper by D. S. Peck, "Reliability of Beam Leaded
Sealed Junction Devices", IEEE Proceedings 1969 Annual Symposium, pp. 191-
201. He pointed out that "the failures of the beam lead devices in all cases
exhibit junction shorting resulting from the penetration of silicon by platinum
from the contacts. The mechanism of contact metal penetration through the
semiconductor junctions has been the common cause of failure at junction tem-
peratures from 250°C to 420°C showing a 1. 8 electron volt activation energy. "
A refractory metal is used to form the interconnect system to obtain a
metal contact system that withstands 600°C for short periods of time. Thus,
silicon nitride can be deposited without causing the contact resistance to increase.
Also, there are no eutectics or hillock formations that might reduce the yield.
The refractory metal has been evaporated and sputtered on n and p
channel, self-registered MOS and bipolar devices without any contact problems
(to the platinum silicide) or stability problems (in MOS devices). The sputtering
process has resulted in excellent step coverage and negligible microcrack prob-
lems.
The choice of a refractory metal interconnect system was prompted by
the match of expansion coefficient with silicon and silicon dioxide and the lack of
ductility. Ductility prevents cracks in the protective layer due to mechanical
forces applied to the oxide above the metal layer. The conductors are sealed
by an ion protection layer, i.e., silicon nitride. However, this thin layer does
not provide any mechanical protection; therefore, a thick silicon dioxide layer
is used.
The beam-interconnect contact is obtained via a titanium-moly-gold
layer. These metals were selected because of their adhesion strength and low
migration rates into each other. Figure 3 is a cross-sectional representation
of the resulting process.
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DC. CONCLUSIONS AND RECOMMENDATIONS
Two established General Electric processes have been successfully com-
bined into a new dual passivated beam leaded complementary MISFET process.
Two types of circuits have been designed, fabricated and tested using this new
process. Individual circuits from this process have been demonstrated to
operate successfully with a single +5 volts TTL compatible power supply over
the -55 C to +125 C temperature range. Mechanical and temperature shock
testing have demonstrated acceptable lead strength and circuit integrity.
Nominal beam to circuit contact resistance has been shown to be below 20 ohms
for minimum sized contact windows. Scanning electron microscope investigation
of both whole and sectioned devices has uncovered no major weakness in the
devices even after +100°C to -196°C temperature shock.
It is recommended that this new process be advanced to a continually
running prototype line in order to further define its characteristics and
reproducibility. The dual passivation feature may show a greater immunity
to contaminants then devices using the more conventional single passivation.
The new process should also be examined relative to a possibly superior
capability to reject the affects of long term radiation doses as may be
encountered in some of NASA's future long time space missions.
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X. NEW TECHNOLOGY CLAUSE
During the First Quarter, copies of the New Technology Clause 24 of the
basic agreement were distributed to all chief contributors to the program
(NASA PR 9. 101-4 NAS 12-84).
Each contributor has been reminded periodically of the fact that the
Contracting Officer is to be immediately notified by written report if a
reportable invention, discovery, improvement or innovation occurred in the
performance of this program. The General Electric Project Engineer has
acted as the collection point for the forwarding of these reports to the
Contracting Officer. Each chief contributor has been polled on a monthly
basis but there have been no reportable events insofar as the two established
processes were combined without any basic complication that required process
innovation.
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